

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING SECOND INTERNAL ASSESSMENT TEST

SUB: DIGITAL DESIGN AND COMPUTER ORGANIZATION

SUB CODE: BCS302

FACULTY NAME: PROF. AKSHATHA S.A

MAX. MARKS: 50

DATE: 25/12/2024

Answer Any One Full Question from each part

		PART A	M	CO	BTL
1.	a)	Design a BCD-to-excess-3 code converter			L3
	b)	Design and explain four bit subtractor. Illustrate how overflow can be identified in subtractor.	10	COA	L2
	c)	Explain the concept of multiplexer.	10	COA	L2`
		OR			
2.	a)	What is latch? With a neat diagram, explain S-R latch using NOR gate.			L3
	b)	What is priority encoder? Design 4:2 priority encoder with necessary diagram.	10	CO4	L2
	c)	Design and explain four bit adder with carry look ahead.	10	CO4-	L3
	-	PART B			
3	a)	With neat sketches, explain various methods for handling multiple interrupt requests raised by multiple devices.	10	COL	L3
	b).	What is DMA Bus arbitration? Explain different bus arbitration Techniques.	10	COL	L3
	,	OR			
4	a)	Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.	10	COL	L
	b)	Discuss different types of mapping function of caches.	10	COL	L

Course Coordinator

Module Coordinator

HOD HIND

		10			
	4		Design a BCD-to-excess-3 code convertor		
	400		Design and explain four bit subtractor. Illustrate how overflow can be identified in subtractor.		
	An		Explain the concept of multiplexer.		
	400		What is latch? With a neat diagram, explain S-R latch using NOR gate.		
	400		What is priority encoder? Design 4:2 priority encoder with necessary diagram.		
-61	400		Design and explain four bit adder with carry look abasid.		
			8 TRAP	*	
	000	01	With neat sketches, explain various methods for thendling multiple interrupt requests raised by multiple devices.		
	000		What is DMA Bus arbitration? Explain different bus arbitration Techniques.		
	,				
	OTQ.		Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.	(8	
			Discuss different types of mapping function of caches.		